from koko.lib.pcb import *
from koko.lib.sam import *
class TagConnectPDI(Component):
'''
'''
_pad = s2d.circle(0,0,.5*.031)
_via = s2d.circle(0,0,.5*.039)
pins = [
Pin(-.05,-.025,_pad,'CLK',label_size=.02),
Pin( .00,-.025,_pad,'NC',label_size=.02),
Pin( .05,-.025,_pad,'DAT',label_size=.02),
Pin(-.05,.025,_pad,'VCC',label_size=.02),
Pin( .00,.025,_pad,'NC',label_size=.02),
Pin( .05,.025,_pad,'GND',label_size=.02)
]
vias = [
Via(-.1,0,_via),
Via(.1,0.04,_via),
Via(.1,-.04,_via),
]
class ATxmega16A4U(Component):
_padh = chamfered_rectangle(-.024,.024,-.007,.007,.003)
_padv = chamfered_rectangle(-.007,.007,-.024,.024,.003)
c= 11/25.4/2.
d = 0.8/25.4
names = [
'PA5','PA6','PA7','PB0','PB1','PB2','PB3','GND','VCC','PC0','PC1',
'PC2','PC3','PC4','PC5','PC6','PC7','GND2','VCC2','PD0','PD1','PD2',
'PD3','PD4','PD5','PD6','PD7','PE0','PE1','GND3','VCC3','PE2','PE3',
'PDI/DATA','RST/CLK','PR0','PR1','GND4','AVCC','PA0','PA1','PA2','PA3','PA4'
]
n_side = 11
pins = [Pin(-c,(5-i)*d,_padh,n,label_size=.025) for i,n in enumerate(names[:n_side])]
pins += [Pin((-5+i)*d,-c,_padv,n,label_size=.025,label_rot=-90) for i,n in enumerate(names[n_side:2*n_side])]
pins += [Pin(c,(-5+i)*d,_padh,n,label_size=.025) for i,n in enumerate(names[2*n_side:3*n_side])]
pins += [Pin((5-i)*d,c,_padv,n,label_size=.025,label_rot=-90) for i,n in enumerate(names[3*n_side:])]
vias = []
shadow = rectangle(-c+d,c-d,-c+d,c-d)
class ATxmegaE5(Component):
_padh = chamfered_rectangle(-.025,.025,-.007,.007,.002)
_padv = chamfered_rectangle(-.007,.007,-.025,.025,.002)
c=.18
d = 0.8/25.4
names = [
'1 GND','PA4','PA3','PA2','PA1','PA0','PDI/DATA','RST/CLK',
'PC7','PC6','PC5','PC4','PC3','PC2','PC1','PC0',
'VCC','GND','PR1','PR0','PD7','PD6','PD5','PD4',
'PD3','PD2','PD1','PD0','PA7','PA6','PA5','AVCC'
]
pins = [Pin(-c,(3.5-i)*d,_padh,n,label_size=.025) for i,n in enumerate(names[:8])]
pins += [Pin((-3.5+i)*d,-c,_padv,n,label_size=.025,label_rot=-90) for i,n in enumerate(names[8:16])]
pins += [Pin(c,(-3.5+i)*d,_padh,n,label_size=.025) for i,n in enumerate(names[16:24])]
pins += [Pin((3.5-i)*d,c,_padv,n,label_size=.025,label_rot=-90) for i,n in enumerate(names[24:])]
vias = []
shadow = rectangle(-c+d,c-d,-c+d,c-d)
class Regulator_SOT23(Component):
''' LM3480 100-mA, 3.3V
'''
_pad_SOT23 = s2d.rectangle(-.02,.02,-.012,.012)
pins = [
Pin(-0.045, -0.0375, _pad_SOT23,'IN'),
Pin(-0.045, 0.0375, _pad_SOT23,'OUT'),
Pin(0.045, 0, _pad_SOT23,'GND')
]
prefix = 'U'
vias = []
class Header_FTDI(Component):
''' For ftdi cable
'''
_pad_header = chamfered_rectangle(-0.06, 0.06, -0.025, 0.025,.007)
pins = [
#Pin(0, -0.25, _pad_header, 'RTS'),
Pin(0, -0.15, _pad_header, 'RX'),
Pin(0, -0.05, _pad_header, 'TX'),
Pin(0, 0.05, _pad_header, 'VCC'),
Pin(0, 0.15, _pad_header, 'CTS'),
Pin(0, 0.25, _pad_header, 'GND'),
]
prefix = 'J'
vias = []
shadow = s2d.rectangle(-.06,4/25.4,-.18,.28)
class Hole(Component):
pins = [Pin(0,0,circle(0,0,0.01))]
vias = [Via(0,0,circle(0,0,.5*3.1/25.4))]
tap = circle(0,0,.5*2.9/25.5)
class AS5013(Component):
#Austrian Microsystems AS5013 2d linear magnetic encoder
p = .65/25.4 #pitch
pw = .2/25.4 #half pad width
ph = .35/25.4 #half pad height
pe = .4/25.4 #pad extension outwards
pad_1 = s2d.rectangle(-ph-pe,ph,-pw,pw)
pad_2 = s2d.rectangle(-pw,pw,-ph-pe,ph)
pad_3 = s2d.rectangle(-ph,ph+pe,-pw,pw)
pad_4 = s2d.rectangle(-pw,pw,-ph,ph+pe)
w = 3.7/25.4 #side width
labels = [ 'SDA','SCL','RST','INT',
'TB0','TB1','TB2','TB3',
'COIL','ADR','VDDp','VDD',
'VSS','MODE','PCLK','PDIO']
pins = [Pin(-.5*w, (1.5-i)*p, pad_1, l, label_size=.015) for i,l in enumerate(labels[:4])]
pins += [Pin((-1.5+i)*p, -.5*w,pad_2, l, label_size=.015,label_rot=-90) for i,l in enumerate(labels[4:8])]
pins += [Pin(.5*w, (-1.5+i)*p,pad_3, l, label_size=.015) for i,l in enumerate(labels[8:12])]
pins += [Pin((1.5-i)*p, .5*w,pad_4, l, label_size=.015,label_rot=-90) for i,l in enumerate(labels[12:])]
pins += [Pin(0,0,rectangle(-1.2/25.4,1.2/25.4,-1.2/25.4,1.2/25.4))]
prefix = 'U'
vias = []
shadow = rectangle(-.5*w,.5*w,-.5*w,.5*w)
width = 1.1
height = 1.2
pcb = PCB(0,0,width,height,chamfer_distance=.12)
def connectG(pin,dx,dy,width=.014):
'''
Convenience function for connecting to ground plane
'''
pcb.connectD(pin,[pin.x+dx,pin.y+dy],[pin.x+dx-.0001,pin.y+dy],width=width,sides=[0,1,1])
def connectS(pin,dx,dy,width=.014):
pcb.connectD(pin,[pin.x+dx+.0001,pin.y+dy],width=width)
def connectM(pin1,pin2,dx,width=.014):
pcb.connectD(pin1,[pin1.x+dx,pin1.y],pin2,width=width)
xmega = ATxmegaE5(.44,.78,90-45,'Xmega\n8E5')
pcb += xmega
pdi = TagConnectPDI(xmega.x+.04,xmega.y-.36,180)
pcb += pdi
pcb.connectD(xmega['RST/CLK'],[pdi['CLK'].x,pdi['CLK'].y+.05],pdi['CLK'],width=.014)
pcb.connectD(xmega['PDI/DATA'],[xmega['PDI/DATA'].x-.03,xmega['PDI/DATA'].y-.04],pdi['DAT'],width=.014)
C1 = C_0805(pdi.x,pdi.y-.08,180,'C1 1uF')
pcb += C1
C2 = C_0805(C1.x,C1.y-.07,180,'C2 .1uF')
pcb += C2
R1 = R_0805(pdi.x+.11,pdi.y+.085,0,'R1\n10k')
pcb += R1
pcb.connectD(xmega['1 GND'],[xmega['1 GND'].x-.03,xmega['1 GND'].y-.04],[C2[0].x-.14,C2[0].y+.1],C2[0],width=.014)
pcb.connectV(pdi['GND'],C1[0])
pcb.connectV(pdi['GND'],C2[0])
pcb.connectV(pdi['VCC'],C1[1])
pcb.connectV(pdi['VCC'],C2[1])
pcb.connectD(xmega['RST/CLK'],R1[1],width=.014)
pcb.connectD(xmega['AVCC'],[xmega['AVCC'].x+.188,xmega['AVCC'].y-.1],xmega['PC5'],R1[0],width=.014)
pcb.connectD(xmega['VCC'],[xmega.x-.105,xmega.y-.05],xmega['AVCC'],width=.014)
ftdi = Header_FTDI(xmega.x-.28,xmega.y-.35,180,'ftdi')
pcb += ftdi
reg = Regulator_SOT23(ftdi.x+.15,ftdi.y-.25,180,'3.3v')
pcb += reg
pcb.connectD(ftdi['VCC'],[ftdi.x+.05,ftdi['VCC'].y],reg['IN'],width=.02)
pcb.connectV(R1[0],C1[1],width=.018)
pcb.connectD(xmega['PD2'],[xmega['PD2'].x-.05,xmega['PD2'].y+.035],[xmega.x-.3,xmega.y-.07],[ftdi.x+.1,ftdi['TX'].y],ftdi['TX'],width=.014)
pcb.connectD(xmega['PD3'],[xmega['PD3'].x-.08,xmega['PD3'].y+.05],[xmega.x-.35,xmega.y-.1],ftdi['RX'],width=.014)
pcb.connectV(C2[0],ftdi['GND'])
pcb.connectV(reg['GND'],ftdi['GND'])
pcb.connectV(C1[1],reg['OUT'],width=.02)
pcb.connectD(xmega['GND'],[xmega.x,xmega['GND'].y-.03],[xmega.x,xmega.y+.2],[ftdi.x+.13,xmega.y+.29],[ftdi['GND'].x-.1,ftdi['GND'].y+.05],ftdi['GND'],width=.014)
hall = AS5013(xmega.x+.51,.5*height,0,'AS5013')
pcb += hall
Chall = C_1206(hall.x-.02,hall['VSS'].y+.12,0,'100 nF')
pcb += Chall
pcb.connectV(Chall[1],[hall['VSS'].x,hall['VSS'].y+.05],hall['VSS'],width=.014)
pcb.connectD(Chall[0],[hall['VDD'].x+.05,hall['VDD'].y],hall['VDD'],width=.014)
pcb.connectD(Chall[0],[hall['VDDp'].x+.05,hall['VDDp'].y],hall['VDDp'],width=.014)
pcb.connectD(Chall[0],[hall['ADR'].x+.05,hall['ADR'].y],hall['ADR'],width=.014)
pcb.connectD(xmega['GND'],[xmega['GND'].x+.04,xmega['GND'].y+.03],Chall[1],width=.014)
pcb.connectD(xmega['PC0'],hall['SDA'],width=.014)
pcb.connectD(xmega['PC1'],hall['SCL'],width=.014)
RSCL = R_1206(R1.x+.12,R1.y-.05,90,'RSCL',label_size=.03)
pcb += RSCL
RSDA = R_1206(RSCL.x+.09,hall['SDA'].y-.035,90,'RSDA',label_size=.03)
pcb += RSDA
pcb.connectD(Chall[0],[hall['VDD'].x+.05,Chall[0].y-.3],C1[1])
pcb.connectH(C1[1],RSCL[1])
pcb.connectH(C1[1],RSDA[1])
pcb.connectV(RSDA[0],hall['SDA'],width=.014)
pcb.connectD(xmega['PC1'],RSCL[0],width=.014)
pcb.connectD(RSDA[1],[RSDA[1].x,RSDA[1].y+.01],hall['RST'],width=.014)
#soldering tails
connectS(xmega['PA7'],.04,-.04)
connectS(xmega['PA6'],.04,-.04)
connectS(xmega['PA5'],.04,-.04)
connectS(xmega['PD0'],.04,-.04)
connectS(xmega['PD1'],.04,-.04)
connectS(xmega['PA4'],.03,.03)
connectS(xmega['PA3'],.03,.03)
connectS(xmega['PA2'],.03,.03)
connectS(xmega['PA1'],.03,.03)
connectS(xmega['PA0'],.03,.03)
connectS(xmega['PD4'],.04,.04)
connectS(xmega['PD5'],.04,.04)
connectS(xmega['PD6'],.04,.04)
connectS(xmega['PD7'],.04,.04)
connectS(xmega['PR0'],.04,.04)
connectS(xmega['PR1'],.04,.04)
connectS(xmega['PC2'],.04,-.04)
connectS(xmega['PC3'],.04,-.04)
connectS(xmega['PC4'],.04,-.04)
connectS(xmega['PC6'],.03,-.03)
connectS(xmega['PC7'],.02,-.02)
mount_pts = [[hall.x, hall.y+12.5/25.4],[hall.x,hall.y-12.5/25.4]]
for p in mount_pts:
h = Hole(p[0],p[1],0)
pcb += h
cad.shapes = pcb.layout()
#cad.shape = pcb.traces+(pcb.cutout-pcb.cutout)
#cad.shape = pcb.cutout+(pcb.traces-pcb.traces)