PDITarget.c 7.7 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
/*
             LUFA Library
     Copyright (C) Dean Camera, 2009.
              
  dean [at] fourwalledcubicle [dot] com
      www.fourwalledcubicle.com
*/

/*
  Copyright 2009  Dean Camera (dean [at] fourwalledcubicle [dot] com)

  Permission to use, copy, modify, and distribute this software
  and its documentation for any purpose and without fee is hereby
  granted, provided that the above copyright notice appear in all
  copies and that both that the copyright notice and this
  permission notice and warranty disclaimer appear in supporting
  documentation, and that the name of the author not be used in
  advertising or publicity pertaining to distribution of the
  software without specific, written prior permission.

  The author disclaim all warranties with regard to this
  software, including all implied warranties of merchantability
  and fitness.  In no event shall the author be liable for any
  special, indirect or consequential damages or any damages
  whatsoever resulting from loss of use, data or profits, whether
  in an action of contract, negligence or other tortious action,
  arising out of or in connection with the use or performance of
  this software.
*/

/** \file
 *
 *  Target-related functions for the PDI Protocol decoder.
 */

#define  INCLUDE_FROM_PDITARGET_C
#include "PDITarget.h"

39
40
#if defined(ENABLE_PDI_PROTOCOL) || defined(__DOXYGEN__)

41
volatile bool     IsSending;
42
43

#if !defined(PDI_VIA_HARDWARE_USART)
44
45
volatile uint16_t SoftUSART_Data;
volatile uint8_t  SoftUSART_BitCount;
46

47
ISR(TIMER1_COMPA_vect, ISR_BLOCK)
48
{
49
50
	/* Toggle CLOCK pin in a single cycle (see AVR datasheet) */
	BITBANG_PDICLOCK_PIN |= BITBANG_PDICLOCK_MASK;
51

52
	/* If not sending or receiving, just exit */
53
	if (!(SoftUSART_BitCount))
54
	  return;
55

56
57
58
59
	/* Check to see if the current clock state is on the rising or falling edge */
	bool IsRisingEdge = (BITBANG_PDICLOCK_PORT & BITBANG_PDICLOCK_MASK);

	if (IsSending && !IsRisingEdge)
60
	{
61
62
		if (SoftUSART_Data & 0x01)
		  BITBANG_PDIDATA_PORT |=  BITBANG_PDIDATA_MASK;
63
		else
64
		  BITBANG_PDIDATA_PORT &= ~BITBANG_PDIDATA_MASK;		  
65

66
67
		SoftUSART_Data >>= 1;
		SoftUSART_BitCount--;
68
	}
69
70
71
	else if (!IsSending && IsRisingEdge)
	{
		/* Wait for the start bit when receiving */
72
		if ((SoftUSART_BitCount == BITS_IN_FRAME) && (BITBANG_PDIDATA_PIN & BITBANG_PDIDATA_MASK))
73
74
		  return;
	
75
76
		if (BITBANG_PDIDATA_PIN & BITBANG_PDIDATA_MASK)
		  SoftUSART_Data |= (1 << BITS_IN_FRAME);
77

78
79
		SoftUSART_Data >>= 1;
		SoftUSART_BitCount--;
80
81
	}
}
82
#endif
83

84
85
void PDITarget_EnableTargetPDI(void)
{
86
#if defined(PDI_VIA_HARDWARE_USART)
87
88
89
	/* Set Tx and XCK as outputs, Rx as input */
	DDRD |=  (1 << 5) | (1 << 3);
	DDRD &= ~(1 << 2);
90
	
91
	/* Set DATA line high for at least 90ns to disable /RESET functionality */
92
93
94
	PORTD |= (1 << 3);
	asm volatile ("NOP"::);
	asm volatile ("NOP"::);
95
	
96
97
98
	/* Set up the synchronous USART for XMEGA communications - 
	   8 data bits, even parity, 2 stop bits */
	UBRR1  = 10;
99
	UCSR1B = (1 << TXEN1);
100
101
	UCSR1C = (1 << UMSEL10) | (1 << UPM11) | (1 << USBS1) | (1 << UCSZ11) | (1 << UCSZ10) | (1 << UCPOL1);

102
	/* Send two BREAKs of 12 bits each to enable PDI interface (need at least 16 idle bits) */
103
104
	PDITarget_SendBreak();
	PDITarget_SendBreak();
105
106
107
108
109
110
111
112
113
114
#else
	/* Set DATA and CLOCK lines to outputs */
	BITBANG_PDIDATA_DDR  |= BITBANG_PDIDATA_MASK;
	BITBANG_PDICLOCK_DDR |= BITBANG_PDICLOCK_MASK;
	
	/* Set DATA line high for at least 90ns to disable /RESET functionality */
	BITBANG_PDIDATA_PORT |= BITBANG_PDIDATA_MASK;
	asm volatile ("NOP"::);
	asm volatile ("NOP"::);

115
116
117
118
	/* Fire timer compare ISR every 100 cycles to manage the software USART */
	OCR1A   = 100;
	TCCR1B  = (1 << WGM12) | (1 << CS10);
	TIMSK1  = (1 << OCIE1A);
119
120
121
122
	
	PDITarget_SendBreak();
	PDITarget_SendBreak();
#endif
123
124
}

125
126
void PDITarget_DisableTargetPDI(void)
{
127
#if defined(PDI_VIA_HARDWARE_USART)
128
129
130
131
	/* Turn off receiver and transmitter of the USART, clear settings */
	UCSR1A |= (1 << TXC1) | (1 << RXC1);
	UCSR1B  = 0;
	UCSR1C  = 0;
132
133

	/* Set all USART lines as input, tristate */
134
	DDRD  &= ~((1 << 5) | (1 << 3));
135
	PORTD &= ~((1 << 5) | (1 << 3) | (1 << 2));
136
137
138
139
140
141
142
143
144
145
146
#else
	/* Set DATA and CLOCK lines to inputs */
	BITBANG_PDIDATA_DDR   &= ~BITBANG_PDIDATA_MASK;
	BITBANG_PDICLOCK_DDR  &= ~BITBANG_PDICLOCK_MASK;
	
	/* Tristate DATA and CLOCK lines */
	BITBANG_PDIDATA_PORT  &= ~BITBANG_PDIDATA_MASK;
	BITBANG_PDICLOCK_PORT &= ~BITBANG_PDICLOCK_MASK;

	TCCR0B  = 0;
#endif
147
148
149
150
}

void PDITarget_SendByte(uint8_t Byte)
{
151
#if defined(PDI_VIA_HARDWARE_USART)
152
153
154
155
156
	/* Switch to Tx mode if currently in Rx mode */
	if (!(IsSending))
	{
		PORTD  |=  (1 << 3);
		DDRD   |=  (1 << 3);
157

158
159
160
161
162
163
164
165
		UCSR1B &= ~(1 << RXEN1);
		UCSR1B |=  (1 << TXEN1);
		
		IsSending = true;
	}
	
	/* Wait until there is space in the hardware Tx buffer before writing */
	while (!(UCSR1A & (1 << UDRE1)));
166
	UDR1 = Byte;
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
#else
	/* Switch to Tx mode if currently in Rx mode */
	if (!(IsSending))
	{
		BITBANG_PDIDATA_PORT |= BITBANG_PDIDATA_MASK;
		BITBANG_PDIDATA_DDR  |= BITBANG_PDIDATA_MASK;

		IsSending = true;
	}

	bool    EvenParityBit = false;
	uint8_t ParityData    = Byte;

	/* Compute Even parity bit */
	for (uint8_t i = 0; i < 8; i++)
	{
		EvenParityBit ^= ParityData & 0x01;
		ParityData    >>= 1;
	}

	while (SoftUSART_BitCount);

	/* Data shifted out LSB first, START DATA PARITY STOP STOP */
	SoftUSART_Data     = ((uint16_t)EvenParityBit << 9) | ((uint16_t)Byte << 1) | (1 << 10) | (1 << 11);
	SoftUSART_BitCount = BITS_IN_FRAME;
#endif
193
194
195
196
}

uint8_t PDITarget_ReceiveByte(void)
{
197
#if defined(PDI_VIA_HARDWARE_USART)
198
199
200
201
202
	/* Switch to Rx mode if currently in Tx mode */
	if (IsSending)
	{
		while (!(UCSR1A & (1 << TXC1)));
		UCSR1A |=  (1 << TXC1);
203

204
205
206
207
208
209
210
211
212
213
		UCSR1B &= ~(1 << TXEN1);
		UCSR1B |=  (1 << RXEN1);

		DDRD   &= ~(1 << 3);
		PORTD  &= ~(1 << 3);
		
		IsSending = false;
	}

	/* Wait until a byte has been received before reading */
214
215
	while (!(UCSR1A & (1 << RXC1)));
	return UDR1;
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
#else
	/* Switch to Rx mode if currently in Tx mode */
	if (IsSending)
	{
		while (SoftUSART_BitCount);

		BITBANG_PDIDATA_DDR  &= ~BITBANG_PDIDATA_MASK;
		BITBANG_PDIDATA_PORT &= ~BITBANG_PDIDATA_MASK;

		IsSending = false;
	}

	/* Wait until a byte has been received before reading */
	SoftUSART_BitCount = BITS_IN_FRAME;
	while (SoftUSART_BitCount);
	
	/* Throw away the start, parity and stop bits to leave only the data */
	return (uint8_t)(SoftUSART_Data >> 1);
#endif
235
236
237
238
}

void PDITarget_SendBreak(void)
{
239
#if defined(PDI_VIA_HARDWARE_USART)
240
241
242
243
244
245
246
247
248
249
250
	/* Switch to Tx mode if currently in Rx mode */
	if (!(IsSending))
	{
		PORTD  |=  (1 << 3);
		DDRD   |=  (1 << 3);

		UCSR1B &= ~(1 << RXEN1);
		UCSR1B |=  (1 << TXEN1);
		
		IsSending = true;
	}
251

252
	/* Need to do nothing for a full frame to send a BREAK */
253
	for (uint8_t i = 0; i <= BITS_IN_FRAME; i++)
254
	{
255
		/* Wait for a full cycle of the clock */
256
257
258
		while (PIND & (1 << 5));
		while (!(PIND & (1 << 5)));
	}
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
#else
	/* Switch to Tx mode if currently in Rx mode */
	if (!(IsSending))
	{
		BITBANG_PDIDATA_PORT |= BITBANG_PDIDATA_MASK;
		BITBANG_PDIDATA_DDR  |= BITBANG_PDIDATA_MASK;

		IsSending = true;
	}
	
	while (SoftUSART_BitCount);

	/* Need to do nothing for a full frame to send a BREAK */
	SoftUSART_Data     = 0x0FFF;
	SoftUSART_BitCount = BITS_IN_FRAME;
274
#endif
275
276
}

277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
bool PDITarget_WaitWhileNVMBusBusy(void)
{
	TCNT0 = 0;

	/* Poll the STATUS register to check to see if NVM access has been enabled */
	while (TCNT0 < PDI_NVM_TIMEOUT_MS)
	{
		/* Send the LDCS command to read the PDI STATUS register to see the NVM bus is active */
		PDITarget_SendByte(PDI_CMD_LDCS | PDI_STATUS_REG);
		if (PDITarget_ReceiveByte() & PDI_STATUS_NVM)
		  return true;
	}
	
	return false;
}

293
#endif