-
Dean Camera authored
When automatic PLL management mode is enabled on the U4 series AVR8 chips, the PLL is now configured for 48MHz and not a divided 96MHz, to lower power consumption and to keep the system within the datasheet specs for 3.3V operation (thanks to Scott Vitale).
c15eaa5d
To find the state of this project's repository at the time of any of these versions, check out the tags.