Skip to content
GitLab
Commit cffc918b authored by Neil Gershenfeld's avatar Neil Gershenfeld
Browse files

wip

parent c61a7e03
Pipeline #19732 passed with stage
in 2 seconds
Hide whitespace changes
Inline Side-by-side
python/pcb.py
View file @ cffc918b
......@@ -29,7 +29,7 @@ output = "top, labels, and exterior"
#output = "bottom traces reversed"
#output = "bottom traces reversed and exterior"
#output = "holes"
output = "interior"
#output = "interior"
#output = "holes and interior"
#output = "exterior"
#output = "solder mask"
......
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment