Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
L
lufa
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Erik Strand
lufa
Graph
1167b6994363a65eeb035004d13f9b9512b214e2
Select Git revision
Branches
1
master
default
protected
Tags
15
LUFA-170418
LUFA-151115
LUFA-140928
LUFA-140302
LUFA-130901
LUFA-130901-BETA
LUFA-130303
LUFA-120730
LUFA-120730-BETA
LUFA-120219
LUFA-120219-BETA
LUFA-111009
LUFA-111009-BETA
LUFA-110528
LUFA-110528-BETA
16 results
You can move around the graph by using the arrow keys.
Begin with the selected commit
Created with Raphaël 2.2.0
15
Mar
14
13
11
5
3
28
Feb
27
26
20
19
17
16
15
13
12
11
10
9
6
4
2
30
Jan
26
23
22
17
16
13
10
8
3
1
31
Dec
28
26
25
24
17
13
12
3
2
30
Nov
29
27
26
25
24
23
22
21
17
16
15
14
12
10
9
8
7
5
3
2
29
Oct
28
27
26
25
24
20
17
13
12
10
7
6
2
1
30
Sep
29
28
24
22
21
19
15
14
13
12
11
9
7
5
4
3
31
Aug
29
24
22
21
20
18
10
9
8
5
3
2
1
31
Jul
30
29
28
27
26
25
23
22
21
20
19
18
15
13
12
11
9
8
6
4
2
29
Jun
26
25
24
23
22
21
17
16
15
14
13
12
10
8
7
6
4
3
2
1
31
May
30
29
27
26
25
23
21
20
18
17
16
14
13
12
11
10
9
8
7
6
4
3
2
30
Apr
29
28
27
22
20
19
18
15
14
13
12
11
10
6
5
1
31
Mar
30
29
25
24
23
22
21
19
17
16
15
13
10
9
1
25
Feb
24
23
22
21
20
19
18
16
15
14
13
12
11
10
9
8
7
5
4
3
2
1
31
Jan
29
28
27
25
24
21
19
Remove redundant Doxygen guards from the internal preprocessor definitions.
Fixed Remote Wakeup broken on the AVRs due to the mechanism only operating when the SUSPI bit is set (thanks to Holger Steinhaus).
Add named macros to the board joystick drivers where a shift is needed to maintain unique joystick direction bits in the returned mask value.
Implemented on-demand PLL clock generation for the U4, U6 and U7 series USB AVRs when automatic PLL mode is specified.
Updated the software USART code in the XPLAIN Bridge application so that the incomming bits are sampled at their mid-point instead of starting point, to give maximum reliability (thanks to Anton).
Oops - fix internal serial number extraction routine for the AVR8 architecture.
Correct Endpoint/Pipe maximum constants for the AVR32 UC3 models.
Simplify the internal serial extraction routines for each architecture.
Add experimental support for the AVR32 UC3A4 microcontrollers.
Re-add accidentally deleted Host_UC3.c and Host_UC3.h files.
Rename UC3B driver files to UC3, as they are generic to all AVR32 UC3 models.
Add experimental support for the UC3A0, UC3A1 and UC3A3 series AVR32 microcontrollers.
Oops - rename misnamed Endianess.h header file.
Move out endianness management macros into a new common Endianness.h header.
Simplify AVR32 UC3B software FIFO, as it will only ever be accessed a byte at a time to prevent data alignment issues.
Add structure padding to the appropriate descriptor structures to maintain correct alignments on larger architectures.
Fix UC3B architecture compile errors and ensure the architecture can be compiled with no special makefile tokens defined.
Endpoint_ResetFIFO() renamed to Endpoint_ResetEndpoint(), to be consistent with the Pipe_ResetPipe() function name.
Add software FIFOs to the UC3B pipe control interfaces, to match the endpoint control interfaces. Fix incorrect endianness for the Endpoint/Pipe read and write routines.
Porting updates for the UC3B architecture - get UC3B partially enumerating using a modified mouse demo on the EVK1101. Implement a software FIFO for the endpoint banks; datasheet hints that this can be done through hardware as on the AVR8 architecture, but the correct method to do this not discovered yet.
Minor documentation updates.
Fixed Still Image Host class driver exiting the descriptor search routine prematurely if the data pipes (but not event pipe) is found.
Add in USB_INT_RegisterHandlers() internal function to register the interrupt handler routines used by LUFA. Add dummy loads after clearing the interrupt lines according to the datasheet.
Fix EVK1101 board joystick driver movement masks.
Add code to start the USBB Generic Clock from the user-specified master clock source (OSCx or PLLx) in the AVR32 UC3B core USB driver.
Oops - ensure that only the relevant/available interrupts are defined and used on each architecture.
Changed over the AVR8 USB controller interrupt management macros to be inlined functions instead, for better compile-time validity checking and to keep the per-architecture source files as uniform as possible.
General cleanup and more port work to the AVR32 UC3B.
Fix USB Host mode compile errors for the UC3B architecture.
Move out common architecture-independent core definitions into the appropriate core dispatch header files.
More AVR32 UC3B architecture ports - USB device mode applications can now be sucessfully compiled, although they will be currently non-functional.
Removed Pipe_ClearErrorFlags(), pipe error flags are now automatically cleared when Pipe_ClearError() is called.
Added TWI baud rate prescaler and bit length parameters to the TWI_Init() function (thanks to Thomas Herlinghaus).
More UC3B architecture port updates.
Update board driver common APIs to use uint_reg_t.
Fix incorrect Doxygen grouping in the incomplete AVR32 UC3B architecture port.
Make sure the peripheral driver .c files include the driver dispatch header, rather than the architecture specific header files.
Rename architecture specific driver files, to make them appear with uniquely identifying filenames in the documentation.
Added start of a port of the core USB driver code to the AVR32 UC3B architecture.
More updates to remove architecture-specific comments from the documentation, alter USBMode.h preprocessor logic to support future architectures more easily.
Loading