Skip to content
Snippets Groups Projects
Commit e4770ea2 authored by Jake Read's avatar Jake Read
Browse files

routed

parents
No related branches found
No related tags found
No related merge requests found
jake/
**.elf
**.hex
**.bin
**.lss
**.map
**.srec
**.o
**.d
**.DS_Store
**.b#*
**.s#*
**/ASF/
js/node_modules/
sim/js_code.txt
sim/TinyNets/nbproject/
\ No newline at end of file
# Machine Kit Router
This is a message passing / compute center for machines, robotics.
# Board Design
I use the ATSAMS70 micro, which is very fast but still simple enough. 300Mhz and the I/O we need.
That said, setting up the power schematic is messier than I would like. There's an internal regulator on the chip that is externally connected to a few 'vddcore' input pins (5), each of which needs a bypass cap. In addition, there are 5 vddio pins that supply voltage to the i/o lines. These also get bypass caps. This is 10 bypass caps. That is a lot to place right off the bat. In addition, there are some pesky vddpll lines that ask for filtered inputs from either the main line or the regulator, meaning I have now inductors and more bypass caps. Oh my. Here is the schematic checklist diagram:
![schematic-power](https://gitlab.cba.mit.edu/jakeread/mkrouter/raw/master/images/schematic-power.png)
To do nice ADC things I want a well stabilized vrefp and vrefn, I will neglect doing this with this chip.
Setting up the USB successfully is nontrivial, as it can be a properly high-speed differential line. I have bricked a few of these chips trying to implement the usb operation, so I'm going to skip most of this as well... Maybe breaking out the USBDM and USBDP lines just in case I get bored later, but I kind of doubt that.
So, here it is. I didn't ask for this complexity. *grumbling*
![schematic-power](https://gitlab.cba.mit.edu/jakeread/mkrouter/raw/master/images/schematic-power-eagle.png)
Less talk more routing ... one note - I am putting some ground plane between all of the RX and TX lines, which I hope to be driving around-and-above 3MHz. So, I want them to not be coupling into eachother. Leaving some ground plane between each trace is a bit like shielding a wire... Here you can see two of the ports taking 'the dive' to the ground plane, where they have lots of room, and then being routed with some space between. I should update other boards using similar rules as well - I'm re-doing my BLDC driver and have started a stepper board that I'll be bringing up at the same time, so I can do that. Nice.
![routing-gnd](https://gitlab.cba.mit.edu/jakeread/mkrouter/raw/master/images/routing-ground-uart.png)
OK, here it is:
![schematic](https://gitlab.cba.mit.edu/jakeread/mkrouter/raw/master/images/schematic.png)
![board](https://gitlab.cba.mit.edu/jakeread/mkrouter/raw/master/images/board.png)
\ No newline at end of file
[Eagle]
Version="08 03 02"
Platform="Windows"
Globals="Globals"
Desktop="Desktop"
[Globals]
AutoSaveProject=1
UsedLibraryUrn="urn:adsk.eagle:library:371"
UsedLibrary="D:/Dropbox (Personal)/CBA/doc/libraries_jake/eagle/transistor-power.lbr"
UsedLibrary="D:/Dropbox (Personal)/CBA/doc/libraries/eagle/BC832.lbr"
UsedLibrary="D:/Dropbox (Personal)/CBA/doc/libraries/eagle/atsam.lbr"
UsedLibrary="D:/Dropbox (Personal)/CBA/doc/libraries/eagle/fab.lbr"
UsedLibrary="D:/Dropbox (Personal)/CBA/doc/libraries/eagle/motors.lbr"
UsedLibrary="D:/Dropbox (Personal)/CBA/doc/libraries/eagle/power.lbr"
UsedLibrary="D:/Dropbox (Personal)/CBA/doc/libraries/eagle/sensor.lbr"
UsedLibrary="D:/Dropbox (Personal)/CBA/doc/libraries/eagle/tag-connect-2030.lbr"
UsedLibrary="D:/Dropbox (Personal)/CBA/doc/libraries/eagle/tag-connect-2050.lbr"
UsedLibrary="D:/Dropbox (Personal)/CBA/doc/libraries_jake/eagle/sparkfun/SparkFun-Connectors.lbr"
UsedLibrary="D:/Dropbox (Personal)/CBA/doc/libraries_jake/eagle/marekr/borkedlabs-passives.lbr"
[Win_1]
Type="Board Editor"
Loc="0 0 1919 1016"
State=1
Number=2
File="mkrouter.brd"
View="-7.7534 2.15231 96.058 60.0818"
WireWidths=" 0.0762 0.1016 0.127 0.15 0.2 0.4064 0.508 0.6096 0.8128 1.016 1.27 2.54 0.254 0.3048 0.2032 0.1524"
PadDiameters=" 0.254 0.3048 0.4064 0.6096 0.8128 1.016 1.27 1.4224 1.6764 1.778 1.9304 2.1844 2.54 3.81 6.4516 0"
PadDrills=" 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.65 0.7 0.75 0.8 0.85 0.9 1 0.6"
ViaDiameters=" 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.95 1 1.05 1.1 1.15 1.2 1.3 0"
ViaDrills=" 0.2 0.3 0.4 0.45 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 1 0.35 0.25"
HoleDrills=" 0.2 0.25 0.3 0.4 0.45 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 1 0.35"
TextSizes=" 0.254 0.3048 0.4064 0.8128 1.27 1.4224 1.6764 1.9304 2.1844 2.54 3.81 5.08 6.4516 1.778 1.016 0.6096"
PolygonSpacings=" 0.254 0.3048 0.4064 0.6096 0.8128 1.016 1.4224 1.6764 1.778 1.9304 2.1844 2.54 3.81 5.08 6.4516 1.27"
PolygonIsolates=" 0.254 0.3048 0.4064 0.6096 0.8128 1.016 1.27 1.4224 1.6764 1.778 1.9304 2.1844 2.54 3.81 6.4516 0"
MiterRadiuss=" 0.254 0.3175 0.635 1.27 2.54 1 2 2.5 5 7.5 10 0"
DimensionWidths=" 0 0.127 0.254 0.1 0.26 0.13"
DimensionExtWidths=" 0.127 0.254 0.1 0.13 0.26 0"
DimensionExtLengths=" 1.27 2.54 1 2 3 0"
DimensionExtOffsets=" 1.27 2.54 1 2 3 0"
SmdSizes=" 0.3048 0.1524 0.4064 0.2032 0.6096 0.3048 0.8128 0.4064 1.016 0.508 1.27 0.6604 1.4224 0.7112 1.6764 0.8128 1.778 0.9144 1.9304 0.9652 2.1844 1.0668 2.54 1.27 3.81 1.9304 5.08 2.54 6.4516 3.2512 1.27 0.635"
WireBend=4
WireBendSet=0
WireCap=1
MiterStyle=0
PadShape=0
ViaShape=1
PolygonPour=0
PolygonRank=1
PolygonThermals=1
PolygonOrphans=0
TextRatio=8
DimensionUnit=1
DimensionPrecision=2
DimensionShowUnit=0
PinDirection=3
PinFunction=0
PinLength=2
PinVisible=3
SwapLevel=0
ArcDirection=0
AddLevel=2
PadsSameType=0
Layer=20
[Win_2]
Type="Schematic Editor"
Loc="0 0 1919 1016"
State=1
Number=1
File="mkrouter.sch"
View="-62.5149 -24.5646 397.605 271.227"
WireWidths=" 0.0762 0.1016 0.127 0.15 0.2 0.2032 0.254 0.3048 0.4064 0.508 0.6096 0.8128 1.016 1.27 2.54 0.1524"
PadDiameters=" 0.254 0.3048 0.4064 0.6096 0.8128 1.016 1.27 1.4224 1.6764 1.778 1.9304 2.1844 2.54 3.81 6.4516 0"
PadDrills=" 0.2 0.25 0.3 0.35 0.4 0.45 0.5 0.55 0.65 0.7 0.75 0.8 0.85 0.9 1 0.6"
ViaDiameters=" 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.95 1 1.05 1.1 1.15 1.2 1.3 0"
ViaDrills=" 0.2 0.25 0.3 0.4 0.45 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 1 0.35"
HoleDrills=" 0.2 0.25 0.3 0.4 0.45 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 1 0.35"
TextSizes=" 0.254 0.3048 0.4064 0.6096 0.8128 1.016 1.27 1.4224 1.6764 1.9304 2.1844 2.54 3.81 5.08 6.4516 1.778"
PolygonSpacings=" 0.254 0.3048 0.4064 0.6096 0.8128 1.016 1.4224 1.6764 1.778 1.9304 2.1844 2.54 3.81 5.08 6.4516 1.27"
PolygonIsolates=" 0.254 0.3048 0.4064 0.6096 0.8128 1.016 1.27 1.4224 1.6764 1.778 1.9304 2.1844 2.54 3.81 6.4516 0"
MiterRadiuss=" 0.254 0.3175 0.635 1.27 2.54 1 2 2.5 5 7.5 10 0"
DimensionWidths=" 0 0.127 0.254 0.1 0.26 0.13"
DimensionExtWidths=" 0.127 0.254 0.1 0.13 0.26 0"
DimensionExtLengths=" 1.27 2.54 1 2 3 0"
DimensionExtOffsets=" 1.27 2.54 1 2 3 0"
SmdSizes=" 0.3048 0.1524 0.4064 0.2032 0.6096 0.3048 0.8128 0.4064 1.016 0.508 1.27 0.6604 1.4224 0.7112 1.6764 0.8128 1.778 0.9144 1.9304 0.9652 2.1844 1.0668 2.54 1.27 3.81 1.9304 5.08 2.54 6.4516 3.2512 1.27 0.635"
WireBend=0
WireBendSet=31
WireCap=1
MiterStyle=0
PadShape=0
ViaShape=1
PolygonPour=0
PolygonRank=0
PolygonThermals=1
PolygonOrphans=0
TextRatio=8
DimensionUnit=1
DimensionPrecision=2
DimensionShowUnit=0
PinDirection=3
PinFunction=0
PinLength=2
PinVisible=3
SwapLevel=0
ArcDirection=0
AddLevel=2
PadsSameType=0
Layer=91
Views=" 1: -62.5149 -24.5646 397.605 271.227"
Sheet="1"
[Win_3]
Type="Control Panel"
Loc="0 0 1919 1016"
State=1
Number=0
[Desktop]
Screen="1920 1080"
Window="Win_1"
Window="Win_2"
Window="Win_3"
This diff is collapsed.
This diff is collapsed.
images/board.png

85.6 KiB

images/routing-ground-uart.png

185 KiB

images/schematic-power-eagle.png

110 KiB

images/schematic-power.png

190 KiB

images/schematic.png

83.4 KiB

0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment