Skip to content

GitLab

Commit f4ea4c2a authored by Neil Gershenfeld's avatar Neil Gershenfeld
Browse files

wip

parent 02161b8f
Pipeline #4748 passed with stage
in 1 second
Hide whitespace changes
Inline Side-by-side
python/pcb.py
View file @ f4ea4c2a
...@@ -4580,7 +4580,7 @@ class FT230XS(part): ...@@ -4580,7 +4580,7 @@ class FT230XS(part):
self.shape = translate(pad,-d,3.5*p,0) self.shape = translate(pad,-d,3.5*p,0)
self.shape = add(self.shape,cylinder(-d-h,3.5*p,0,0,w)) self.shape = add(self.shape,cylinder(-d-h,3.5*p,0,0,w))
self.pad.append(point(-d,3.5*p,0)) self.pad.append(point(-d,3.5*p,0))
self.labels.append(self.text(self.pad[-1].x,self.pad[-1].y,self.pad[-1].z,'TXD',line=l)) self.labels.append(self.text(self.pad[-1].x,self.pad[-1].y,self.pad[-1].z,'1TXD',line=l))
# #
# pin 2 # pin 2
# #
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment