Skip to content
Snippets Groups Projects
Commit c5937f43 authored by Jake Read's avatar Jake Read
Browse files

last nvic note

parent e9bf0ba7
Branches
No related tags found
No related merge requests found
......@@ -154,3 +154,5 @@ So I have ordered this part `LS7366R-S` which is a hardware counter (SPI interfa
For the interrupts - my beef is that I have some i.e. ~ 4us (?) interrupts happening pretty regularely on the UCBus, so adding this additional requirement is troublesome.
I need to know if interrupts can interrupt others - haha - otherwise a 2us QDEC interrupt spacing on top of a 5us comms interrupt will miss a tick.
ARM has the NVIC - nested vector interrupt controller - so long as I put the quadrature interrupts as higher priority, it should be fine. Nice, this project goes back to bed...
\ No newline at end of file
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment